Pramesty, K. A. P., Darmawan, B., & Ch, S. (2024). Rancang Bangun Modul Percobaan Gerbang Logika Dan Flip-Flop Di Labolatorium Elektronika Dan Digital Fakultas Teknik Elektro Universitas Mataram. JEITECH (JOURNAL OF ELECTRICAL ENGINEERING, INFORMATION TECHNOLOGY, CONTROL ENGINEERING, AND ROBOTIC), 2(2), 1–7. Retrieved from https://journal.unram.ac.id/index.php/jeitech/article/view/3361